

Three Phase Sensorless Fan Driver

FEATURES AND BENEFITS


- 180 Degree Sinusoidal Drive For Low Audible Noise
- High Efficiency Control Algorithm
- Sensorless Operation
- Analog Speed Input – A4945
- PWM Speed Input – A4949
- Wide supply voltage range
- FG Speed Output
- Lock Detection
- Overcurrent Protection
- Soft Start
- Short Circuit Protection

DESCRIPTION

The A4945 and A4949 three phase motor drivers incorporate sinusoidal drive to minimize audible noise and vibration for medium power fans.

A Speed Input is provided to control motor speed. This allows system cost savings by eliminating an external variable power supply. Alternatively, power supply modulation down to 4V can be used to adjust motor speed.

The A4945 and A4949 are supplied in a 8L SOIC with exposed power pad, (suffix LJ), and 8L SOIC (suffix "L").



Typical Application (A4945)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Supply Voltage	V _{BB}				18	V
Input Voltage Range	V _{IN}	VSP/PWM	-.3		V _{BB}	V
Logic Output	V _O	FG			18	V
Output Current	I _{OUT}	Internally Limited			I _{OCLMAX}	A
Junction Temperature	T _j				150	°C
Storage Temperature Range	T _s		-55		150	°C
Operating Temperature Range	T _a		-40		105	°C
Package Thermal Resistance						
LJ package	R _{ja}	2 sided PCB 1 in ² Copper		40		°C/W
L package		2 sided PCB 1 in ² Copper		120		°C/W

A4945 TERMINAL LIST

Pin Name	Pin Description	Num
GND	Ground	1
OUTA	Motor Terminal	2
VBB	Input Supply	3
VSP	Logic Input – Speed	4
VREF	Analog Output	5
FG	Speed Output Signal	6
OUTC	Motor Terminal	7
OUTB	Motor Terminal	8

A4949 TERMINAL LIST

Pin Name	Pin Description	Num
GND	Ground	1
OUTA	Motor Terminal	2
VBB	Input Supply	3
PWM	Logic Input – Speed	4
VREF	Analog Output	5
FG	Speed Output Signal	6
OUTC	Motor Terminal	7
OUTB	Motor Terminal	8

ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}\text{C}$, $V_{BB} = 4\text{V to } 18\text{V}$ (unless noted otherwise)

Characteristics	Symbol	Test Conditions	Min.	Typ.	Max.	Units
VBB Supply Current	I_{BB}	VSP=3V		10	tbd	mA
Total Driver Rdson (Sink + Source)	$R_{DS(on)}$	$I = 1\text{A}$, $T_j=25^{\circ}\text{C}$, $V_{BB}=12\text{V}$		tbd		Ohm
		$I = 1\text{A}$, $T_j=25^{\circ}\text{C}$, $V_{BB}=4\text{V}$		tbd		Ohm
		Source Driver		tbd		Ohm
		Sink Driver		Tbd		Ohm
VREF	V_{REF}	$I_{OUT}=5\text{mA}$	3.2	3.3	3.4	V
Input Current (PWM/VSP pin)	I_{in}	$V_{in} = 3\text{V}$ (100K pulldown)	21	33	45	μA
Output Sat Voltage	V_{SAT}	$I=5\text{mA}$			.3	V
FG Output Leakage	I_{FG}	$V=18\text{V}$			1	μA
A4945 Speed Input						
VSP Awake Threshold Level	$V_{TH_{AWK}}$		.6	.9	1.2	V
VSP Awake Time	T_{AWK}	$C_{VREF}=1\mu\text{F}$	100			μS
VSP Disable Threshold	$V_{TH_{STB}}$		194	228	264	mV
VSP Accuracy				+/- 6LSB		
VSP Maximum Level			2.95	3	3.05	
A4949 Speed Input						
PWM On Threshold	DC_{ON}			10		%
PWM Off Threshold	DC_{OFF}			7.5		%
PWM Input Frequency Range	F_{PWM}		.1		100	Khz
Motor PWM Frequency	F_{pwm}		28	30	32	KHz
VBB UVLO	$V_{BB_{UVLO}}$	VBB rising		3.85	3.98	V
VBB UVLO HYS	$V_{BB_{HYS}}$		150	300	450	mV
Lock Protection	t_{OFF}		7	8	9	S
Overcurrent	I_{OCL}		1.4	1.6	1.8	A
Thermal Shutdown Temp.	T_{JTSD}	Temperature increasing.	150	165	180	$^{\circ}\text{C}$
Thermal Shutdown Hysteresis	ΔT_J	Recovery = $T_{JTSD} - \Delta T_J$		20		$^{\circ}\text{C}$

1. Specified limits are tested at a single temperature and assured over operating temperature range by design and characterization.

Functional Description

The A4945/A4949 targets fan applications to meet the objectives of low audible noise, minimal vibration, and high efficiency. Allegro's proprietary control algorithm results in a sinusoidal current waveshape that adapts to a variety of motor characteristics to dynamically optimize efficiency across a wide range of speeds. The trapezoidal startup method does not require any external components and will automatically switch to sinusoidal operation as the motor is accelerating up to operating speed.

The speed of the fan can be controlled by voltage mode (control of power supply amplitude), variable duty cycle PWM input (A4949), or via an adjustable analog input (A4945). Use of the PWM or analog input allows overall system cost savings by eliminating the requirement of an external variable power supply. Operation down to 4V can be achieved to allow the IC to fit into legacy systems with voltage mode operation.

The speed input (duty or V_{in}) is measured and converted to a 9bit number. This 9 bit "demand" is applied to a pwm generator block to create the modulation profile. The modulation profile is applied to the three motor outputs, with 120 degree phase relationship, to create the sinusoidal current waveform as shown in Figure 1.

A bemf detection "window" is opened on phase A modulation profile in order to measure the rotor position so as to define the modulation timing. The control system maintains the window to a small level in order to minimize the disturbance and approximate the ideal sinusoidal current waveform as much as possible.

A Soft start feature is integrated to minimize demand on the power supply at startup and smoothly initiate motor rotation.

Protection features include lock detection with restart, overcurrent limit, motor output short circuit, supply undervoltage monitor and thermal shutdown.




Figure 1: Sinusoidal PWM

Speed Control.

A4945 – VSP - Analog Input. An internal ADC translates the input voltage to a demand value to control speed of the fan. The motor drive will be disabled if VSP is lower than V_{TH_DIS} . Upon startup, VSP must exceed V_{TH_AWK} for T_{AWK} . The T_{AWK} delay is required to allow internal reference supply and analog circuits to properly power up. After this short delay, VIN can be adjusted below V_{TH_AWK} to allow full scale operation (7.5% to 100%).




Figure 2) A4945 Speed Input Characteristic

Speed Control (continued).

A4949 – PWM – Duty Cycle Input. An digital duty cycle measurement circuit converts the applied duty to to a demand value (9 bit resolution) to control speed of the fan.

The motor drive will be enabled if duty is larger than DC_ON (typically 10%). The PWM input is filtered to prevent spurious noise from turning on or off unexpectedly.

There is an internal pulldown (100K) that will turn motor off if input signal is disconnected. If 100% speed demand is desired for Open PWM condition, connect a 10K pullup resistor to VREF pin.

Power Supply Modulation. Speed can be controlled simply by varying the power supply voltage. To allow this function, insert a 20K pullup from VSP(4945) or PWM(4949) to VBB. Motor Drive will be enabled and disabled at undervoltage rising and falling thresholds.




Figure 3) A4949 Speed Input Characteristic

Lock Detect. Speed is monitored to determine if rotor is locked. If a lock condition is detected, the IC will be disabled for T_{OFF} an auto-restart is attempted.







FG. Open drain output provides speed information to the system. FG changes state one period per electrical revolution of the motor (as shown in Figure 1).

Current Limit. During a locked rotor condition the current can ramp up to the internal current limit. Load Current is monitored on the high side MOSFET. If the current has reached I_{OCL} , the source drivers will turn off for the remaining time of the PWM cycle.


Application Information

Layout Notes

Pin Diagrams



Package L, 8-pin SOICN



Copyright ©2010, Allegro MicroSystems, Inc.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Package LJ, 8 Pin SOIC

